sonyashijin/RTL_verilog_synthetic_Claude_4_verified_to_compile_FSM Viewer • Updated Jun 18, 2025 • 899 • 22 • 2
sonyashijin/RTL_verilog_synthetic_o3_verified_to_simulate_FSM Viewer • Updated Jun 18, 2025 • 330 • 23 • 1
sonyashijin/RTL_verilog_synthetic_Claude_3.7_verified_to_compile Viewer • Updated May 23, 2025 • 500 • 40 • 1