static void openpic_cpu_write_internal(void *opaque, hwaddr addr,

                                       uint32_t val, int idx)

{

    OpenPICState *opp = opaque;

    IRQ_src_t *src;

    IRQ_dst_t *dst;

    int s_IRQ, n_IRQ;



    DPRINTF("%s: cpu %d addr " TARGET_FMT_plx " <= %08x\n", __func__, idx,

            addr, val);



    if (idx < 0) {

        return;

    }



    if (addr & 0xF)

        return;

    dst = &opp->dst[idx];

    addr &= 0xFF0;

    switch (addr) {

    case 0x40: /* IPIDR */

    case 0x50:

    case 0x60:

    case 0x70:

        idx = (addr - 0x40) >> 4;

        /* we use IDE as mask which CPUs to deliver the IPI to still. */

        write_IRQreg_ide(opp, opp->irq_ipi0 + idx,

                         opp->src[opp->irq_ipi0 + idx].ide | val);

        openpic_set_irq(opp, opp->irq_ipi0 + idx, 1);

        openpic_set_irq(opp, opp->irq_ipi0 + idx, 0);

        break;

    case 0x80: /* PCTP */

        dst->pctp = val & 0x0000000F;

        break;

    case 0x90: /* WHOAMI */

        /* Read-only register */

        break;

    case 0xA0: /* PIAC */

        /* Read-only register */

        break;

    case 0xB0: /* PEOI */

        DPRINTF("PEOI\n");

        s_IRQ = IRQ_get_next(opp, &dst->servicing);

        IRQ_resetbit(&dst->servicing, s_IRQ);

        dst->servicing.next = -1;

        /* Set up next servicing IRQ */

        s_IRQ = IRQ_get_next(opp, &dst->servicing);

        /* Check queued interrupts. */

        n_IRQ = IRQ_get_next(opp, &dst->raised);

        src = &opp->src[n_IRQ];

        if (n_IRQ != -1 &&

            (s_IRQ == -1 ||

             IPVP_PRIORITY(src->ipvp) > dst->servicing.priority)) {

            DPRINTF("Raise OpenPIC INT output cpu %d irq %d\n",

                    idx, n_IRQ);

            openpic_irq_raise(opp, idx, src);

        }

        break;

    default:

        break;

    }

}

static void openpic_cpu_write_internal(void *opaque, hwaddr addr,

                                       uint32_t val, int idx)

{

    OpenPICState *opp = opaque;

    IRQ_src_t *src;

    IRQ_dst_t *dst;

    int s_IRQ, n_IRQ;



    DPRINTF("%s: cpu %d addr " TARGET_FMT_plx " <= %08x\n", __func__, idx,

            addr, val);



    if (idx < 0) {

        return;

    }



    if (addr & 0xF)

        return;

    dst = &opp->dst[idx];

    addr &= 0xFF0;

    switch (addr) {

    case 0x40: 

    case 0x50:

    case 0x60:

    case 0x70:

        idx = (addr - 0x40) >> 4;

        

        write_IRQreg_ide(opp, opp->irq_ipi0 + idx,

                         opp->src[opp->irq_ipi0 + idx].ide | val);

        openpic_set_irq(opp, opp->irq_ipi0 + idx, 1);

        openpic_set_irq(opp, opp->irq_ipi0 + idx, 0);

        break;

    case 0x80: 

        dst->pctp = val & 0x0000000F;

        break;

    case 0x90: 

        

        break;

    case 0xA0: 

        

        break;

    case 0xB0: 

        DPRINTF("PEOI\n");

        s_IRQ = IRQ_get_next(opp, &dst->servicing);

        IRQ_resetbit(&dst->servicing, s_IRQ);

        dst->servicing.next = -1;

        

        s_IRQ = IRQ_get_next(opp, &dst->servicing);

        

        n_IRQ = IRQ_get_next(opp, &dst->raised);

        src = &opp->src[n_IRQ];

        if (n_IRQ != -1 &&

            (s_IRQ == -1 ||

             IPVP_PRIORITY(src->ipvp) > dst->servicing.priority)) {

            DPRINTF("Raise OpenPIC INT output cpu %d irq %d\n",

                    idx, n_IRQ);

            openpic_irq_raise(opp, idx, src);

        }

        break;

    default:

        break;

    }

}

    IRQ_dst_t *dst;     IRQ_src_t *src;     IRQ_src_t *src;     IRQ_src_t *src;     IRQ_dst_t *dst;     if (addr & 0xF)     if (addr & 0xF)     if (addr & 0xF)     if (addr & 0xF)     if (addr & 0xF)     IRQ_src_t *src;     IRQ_dst_t *dst;     if (addr & 0xF)     IRQ_src_t *src;     IRQ_dst_t *dst;     if (addr & 0xF)
static void FUNC_0(void *VAR_0, hwaddr VAR_1,

                                       uint32_t VAR_2, int VAR_3)

{

    OpenPICState *opp = VAR_0;

    IRQ_src_t *src;

    IRQ_dst_t *dst;

    int VAR_4, VAR_5;



    DPRINTF("%s: cpu %d VAR_1 " TARGET_FMT_plx " <= %08x\n", __func__, VAR_3,

            VAR_1, VAR_2);



    if (VAR_3 < 0) {

        return;

    }



    if (VAR_1 & 0xF)

        return;

    dst = &opp->dst[VAR_3];

    VAR_1 &= 0xFF0;

    switch (VAR_1) {

    case 0x40: 

    case 0x50:

    case 0x60:

    case 0x70:

        VAR_3 = (VAR_1 - 0x40) >> 4;

        

        write_IRQreg_ide(opp, opp->irq_ipi0 + VAR_3,

                         opp->src[opp->irq_ipi0 + VAR_3].ide | VAR_2);

        openpic_set_irq(opp, opp->irq_ipi0 + VAR_3, 1);

        openpic_set_irq(opp, opp->irq_ipi0 + VAR_3, 0);

        break;

    case 0x80: 

        dst->pctp = VAR_2 & 0x0000000F;

        break;

    case 0x90: 

        

        break;

    case 0xA0: 

        

        break;

    case 0xB0: 

        DPRINTF("PEOI\n");

        VAR_4 = IRQ_get_next(opp, &dst->servicing);

        IRQ_resetbit(&dst->servicing, VAR_4);

        dst->servicing.next = -1;

        

        VAR_4 = IRQ_get_next(opp, &dst->servicing);

        

        VAR_5 = IRQ_get_next(opp, &dst->raised);

        src = &opp->src[VAR_5];

        if (VAR_5 != -1 &&

            (VAR_4 == -1 ||

             IPVP_PRIORITY(src->ipvp) > dst->servicing.priority)) {

            DPRINTF("Raise OpenPIC INT output cpu %d irq %d\n",

                    VAR_3, VAR_5);

            openpic_irq_raise(opp, VAR_3, src);

        }

        break;

    default:

        break;

    }

}

static void FUNC_0(void *VAR_0, hwaddr VAR_1,
uint32_t VAR_2, int VAR_3)
{ OpenPICState *opp = VAR_0; IRQ_src_t *src; IRQ_dst_t *dst; int VAR_4, VAR_5; DPRINTF("%s: cpu %d VAR_1 " TARGET_FMT_plx " <= %08x\n", __func__, VAR_3,
VAR_1, VAR_2); if (VAR_3 < 0) { return; } if (VAR_1 & 0xF)
return; dst = &opp->dst[VAR_3]; VAR_1 &= 0xFF0; switch (VAR_1) { case 0x40:
case 0x50:
case 0x60:
case 0x70:
VAR_3 = (VAR_1 - 0x40) >> 4; write_IRQreg_ide(opp, opp->irq_ipi0 + VAR_3,
opp->src[opp->irq_ipi0 + VAR_3].ide | VAR_2); openpic_set_irq(opp, opp->irq_ipi0 + VAR_3, 1); openpic_set_irq(opp, opp->irq_ipi0 + VAR_3, 0); break; case 0x80:
dst->pctp = VAR_2 & 0x0000000F; break; case 0x90:
break; case 0xA0:
break; case 0xB0:
DPRINTF("PEOI\n"); VAR_4 = IRQ_get_next(opp, &dst->servicing); IRQ_resetbit(&dst->servicing, VAR_4); dst->servicing.next = -1; VAR_4 = IRQ_get_next(opp, &dst->servicing); VAR_5 = IRQ_get_next(opp, &dst->raised); src = &opp->src[VAR_5]; if (VAR_5 != -1 &&
(VAR_4 == -1 ||
IPVP_PRIORITY(src->ipvp) > dst->servicing.priority)) { DPRINTF("Raise OpenPIC INT output cpu %d irq %d\n",
VAR_3, VAR_5); openpic_irq_raise(opp, VAR_3, src); } break; default:
break; } }